- RTL/Logic Integration and Verification
- Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top level including SOC.
- Use cdc tool to check RTL/SDC quality
- Develop Power Intent Specification in UPF for the multi-vdd designs.