1. Serdes/High speed interface related PHYD IP architecture planning.
2. Serdes/High speed interface related PHYD IP RTL coding.
3. Serdes/High speed interface related PHYD IP front-end and back-end integration.
4. Co-work with MAC design team and DV team for IP verification.
5. Co-work with Analog design team for PHY co-simulation.