-
職缺名稱公司名稱上班地點工作經驗更新薪資待遇
- 面議（經常性薪資達4萬元或以上） 新竹市東區 4年工作經驗 246天前更新展開
1. SoC system power/performance analysis and improve 2. Develop IP power model for use cases (simulation and measurement for correlation) 3. Co-work with IP team to optimize power model (power reduction and power correctness) 4. Power analysis in SOC architecture, use cases and IP design (power/performance/area) 5. Planning low power architecture and power management
- 面議（經常性薪資達4萬元或以上） 新竹市東區 4年工作經驗 246天前更新展開
Challenge is the essences of opportunity. Challenge breakthrough creates innovations. In here, you are encouraged to embrace challenge, bring your ideas into product, create the vision into reality. You will need to design and evaluate next-generation NOC architecture, fulfilling cutting-edge product features and demands, meeting the performance/power/cost/schedule target, with the passion of coordination among matrix management teams.
- 面議（經常性薪資達4萬元或以上） 新竹市東區 6年工作經驗 246天前更新展開
1. Customer relationship management. 2. Product planning, marketing and project design-in 3. Market analysis.
- 面議（經常性薪資達4萬元或以上） 新竹市東區 4年工作經驗 246天前更新展開
In this role, you will be a member of the System-on-Chip (SoC) Infrastructure team, responsible for Architecture and design for high-performance, low-power on chip interconnect and fabric components. Analyze the interconnect fabric at SOC level and sub-subsystem level and configure fabric components to meet bandwidth, latency, power needs of SOC. Work with cross function teams (architect, hardware, software, verification…) to develop system models and IPs for different architectural options for power, performance and cost trade offs.
- 面議（經常性薪資達4萬元或以上） 新竹市東區 4年工作經驗 246天前更新展開
In this role, you will be a member of the System-Level-Cache (SLC) design team, working with architecture, modeling, silicon, software and other design teams to develop competitive SLC design. We are looking for highly motivated, hands-on individuals who are passionate about memory performance improvement to benefit memory access behavior in sophisticated system. Major Responsibilities: •Co-work with system architect to develop competitive memory system architecture • Analyze/improve memory system performance including latency and efficiency • Responsible for micro architecture planning and RTL design coding •Integrate IP into project and meet schedule and P.P.A. requirement •Co-work with DV team to well verify RTL design •Support software team to resolve memory system related issue
- 面議（經常性薪資達4萬元或以上） 新竹市東區 4年工作經驗 246天前更新展開
In this role, you will be responsible to develop new hardware/chip architectures, technologies, designs and methodologies for Mediatek’s silicon solution to address advanced chiplet architectures in 2D, 2.5D and 3D configurations. Mediatek provides the challenging and exciting technical position where you will have the opportunities to explore and define the next generation silicon solutions. Major Responsibilities: • Develop new product and chip architectures, analyze the key metrics such as power, performance, area, scalability and reusability for chiplet • Develop new methodologies for chiplet design and mass production flow
- 面議（經常性薪資達4萬元或以上） 新竹市東區 8年工作經驗 246天前更新展開
1. Modem product planning, marketing and customer project design-in 2. Operator engagement and requirement analysis 3. Modem development project coordination and planning
- 面議（經常性薪資達4萬元或以上） 台北市內湖區 6年工作經驗 246天前更新展開
1. Collection mobile markets trend, new and innovation technologies transform to technical marketing opportunities 2. Prioritization of product requirements and feature requests to ensure key customer plan 3. Translates customer feedback and market environment variety into potential changes for product roadmap 4. Driving an ecosystem of AI third-party software algorithm to leverage the MediaTek APU platform
- 面議（經常性薪資達4萬元或以上） 新竹市東區 2年工作經驗 246天前更新展開
- Develop robust 3DIC PDN considering PDN impacts - Build and analyze 3DIC IR results and propose solutions - Define area-efficient stacking possibilities, robust PG structure for different IP styles - Provide quick assessment to IR severity and improved approaches - Explore EDA tool new features and introduce to project team
- 面議（經常性薪資達4萬元或以上） 新竹市東區 2年工作經驗 246天前更新展開
1 Develop the IR signoff criterion for leading process node and 3DIC. 2 Maintain the IR signoff criterion ,provide issue solving and consultant for projects on abnormal/unfixable IR violation 3 Develop new IR signoff methodology to be applied during chip synthesis/APR/STA/IR . 4 SPICE correlation for new IR signoff criterion 5 Regression test for every signoff methodology by IR results
-
