面議(經常性薪資達4萬元或以上) 新竹市東區 4年工作經驗 140天前更新
- Logic/Physical Synthesis by using advanced optimization techniques(below N7) and generate optimized Gate Level Netlist for Timing, Area, Power.
- Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.
- Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
- DFT insertion, ATPG and gate-level simulation
- Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).
- Interact with Physical Design Engineers and provide them with timing/congestion feedback.
展開